|
48c4c2dc40
|
Remove LO dithering
Means we will probably receive more LO harmonic content but have
better SNR where there is silence.
|
2024-06-06 20:19:25 +02:00 |
|
|
7e41420d14
|
Make commands more reliable
|
2024-06-06 20:02:30 +02:00 |
|
|
eb75e3ccc3
|
README: clarify bridge exit bahavior
|
2024-06-06 17:41:27 +02:00 |
|
|
af2ce901eb
|
Convert into rtl_tcp emulator
|
2024-06-06 12:03:29 +02:00 |
|
|
27e8aed2b0
|
README: s/Firmware/Software/
|
2024-06-05 14:35:05 +02:00 |
|
|
f8b34e8655
|
Tweak circuit color
|
2024-06-05 14:32:20 +02:00 |
|
|
cf14183291
|
Add circuit.svg
|
2024-06-05 14:27:46 +02:00 |
|
|
d6bb9a5f37
|
Mention blog post
|
2024-06-04 19:29:35 +02:00 |
|
|
09a3d57adc
|
Add README
|
2024-06-04 19:27:58 +02:00 |
|
|
7112366e8c
|
Unlicense
|
2024-06-04 16:43:11 +02:00 |
|
|
80c98eb9db
|
Update GRC for 40.68 MHz
|
2024-06-03 22:23:15 +02:00 |
|
|
22fecc99ca
|
Use LO dithering even for FM
|
2024-06-03 22:22:37 +02:00 |
|
|
f57c5b006c
|
Simplify bias
|
2024-06-03 21:48:36 +02:00 |
|
|
53ac42ca2e
|
Use integer multiple of the XOSC for CLK_SYS
|
2024-04-07 10:07:09 +02:00 |
|
|
a6935d6e33
|
Add LO dithering option
Makes receiver susceptible to wide-band interference in exchange for
lower spurs that cause reception at unrelated frequencies.
|
2024-03-18 11:46:01 +01:00 |
|
|
197cbaa759
|
Go back to weak bias and older adapter
|
2024-03-17 16:40:06 +01:00 |
|
|
9519be4e76
|
Update 40.68 MHz settings
|
2024-03-17 16:32:18 +01:00 |
|
|
d8395922da
|
Use stronger bias with new FM adapter
|
2024-03-17 16:02:03 +01:00 |
|
|
ee799bc255
|
util/bridge: allow setting RX and bias pins
|
2024-03-17 15:34:44 +01:00 |
|
|
8f01c8303a
|
Fix GRC audio waterfall rate
|
2024-03-17 01:25:47 +01:00 |
|
|
c069cc8608
|
Decrease bias strength on the minimum setting
|
2024-03-17 00:17:54 +01:00 |
|
|
564f1c2b38
|
Fix GRC FM demod plot rate
|
2024-03-17 00:17:34 +01:00 |
|
|
d0ac0e696d
|
Plot rx with high decimation correctly
|
2024-03-16 14:58:16 +01:00 |
|
|
2902fe7607
|
Limit rx plot resolution
|
2024-03-09 19:13:49 +01:00 |
|
|
123880d1b2
|
WBFM PLL block already includes the filter
|
2024-03-09 19:02:31 +01:00 |
|
|
2995f19e9b
|
Go to 300 MHz for FM receiver
|
2024-03-06 00:01:57 +01:00 |
|
|
4b6194e9c2
|
Optimize decimation, use 3rd order filter for FM
|
2024-03-05 20:18:08 +01:00 |
|
|
f640ce9677
|
Go back to 16-bit output depth
|
2024-03-05 17:49:30 +01:00 |
|
|
1a3eb74ea2
|
Move voltage regulator configuration to a macro
|
2024-03-03 23:57:31 +01:00 |
|
|
1a68043531
|
Experiment with FM radio reception
|
2024-03-03 17:36:31 +01:00 |
|
|
99e3dfbf7f
|
Do not print anything out of the RX core1 loop
|
2024-03-03 17:36:31 +01:00 |
|
|
091379cffb
|
Make AGC decay and LPF order configurable
|
2024-03-03 00:40:16 +01:00 |
|
|
92f69b56ae
|
Fix rx command help
|
2024-03-01 17:11:58 +01:00 |
|
|
768c3f3188
|
Use yet another bias pattern
This one works equally well for both string and weak signals.
|
2024-03-01 16:38:24 +01:00 |
|
|
17389d28c4
|
Prevent overflow with jittery sampling
|
2024-03-01 16:38:21 +01:00 |
|
|
31d7a8c613
|
Weaker biasing has better SNR
|
2024-02-28 19:45:44 +01:00 |
|
|
4652802a54
|
Calculate sleep and RX buffer from decimation
|
2024-02-28 10:10:41 +01:00 |
|
|
b05ec20528
|
Remove unused function
|
2024-02-28 09:56:35 +01:00 |
|
|
2732df5bc3
|
Experiment with OOK
|
2024-02-27 21:47:20 +01:00 |
|
|
68ca4f14f4
|
Increase preamp overhead
|
2024-02-27 21:40:10 +01:00 |
|
|
2ac398955a
|
Improve interactive RX format
|
2024-02-27 20:40:38 +01:00 |
|
|
3160a9186c
|
Faster bias has lower noise floor
|
2024-02-27 20:34:17 +01:00 |
|
|
013cf04398
|
Make sure we do not fall behind on RX
|
2024-02-27 20:33:41 +01:00 |
|
|
5b6e46cef3
|
Print RSSI from AGC in interactive RX mode
|
2024-02-27 20:33:07 +01:00 |
|
|
f4f30ddb49
|
Use PWM PSU mode
|
2024-02-27 09:37:47 +01:00 |
|
|
fbdc9b5f1c
|
Shorten RX buffers a bit
|
2024-02-27 00:09:53 +01:00 |
|
|
24835e8601
|
Increase bandwidth from 1.024 MHz to 1.28 MHz
|
2024-02-26 22:27:52 +01:00 |
|
|
1003d29c2e
|
Avoid 64-bit integers as much as possible
|
2024-02-26 22:26:49 +01:00 |
|
|
d26db812fa
|
Default to default regulator voltage
|
2024-02-26 21:52:46 +01:00 |
|
|
524326faf5
|
Adjust AGC to work with high decimations
|
2024-02-26 12:29:49 +01:00 |
|